Abstract: This paper describes a bit-serial MAC accelerator building block architecture that is optimized for low power and cost constrained systems. The architecture is implemented with both a mixed ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback