Abstract: A 10-b self-timed SAR A/D converter is designed in 28-nm FDSOI CMOS to convert at 500 MS/s. It maintains this effective number of bits across an input bandwidth of 2 GHz, because it will be ...
Abstract: This paper introduces a 12-bit pipeline Analog to Digital Converter (ADC) using 1.2V and 0.13μm CMOS technology. The first stage utilizes the Embedded Sample and Hold technique to eliminate ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback